Regviz

Infineon /XMC4200 /USIC0_CH0 /CCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/XMC4300/USIC0_CH0/CCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (value1)MODE0 (value1)HPCEN 0 (value1)PM0 (value1)RSIEN 0 (value1)DLIEN 0 (value1)TSIEN 0 (value1)TBIEN 0 (value1)RIEN 0 (value1)AIEN 0 (value1)BRGIEN

BRGIEN=value1, MODE=value1, RSIEN=value1, DLIEN=value1, PM=value1, RIEN=value1, TBIEN=value1, TSIEN=value1, HPCEN=value1, AIEN=value1

Description

Channel Control Register

Fields

MODE

Operating Mode

0 (value1): The USIC channel is disabled. All protocol-related state machines are set to an idle state.

1 (value2): The SSC (SPI) protocol is selected.

2 (value3): The ASC (SCI, UART) protocol is selected.

3 (value4): The IIS protocol is selected.

4 (value5): The IIC protocol is selected.
HPCEN

Hardware Port Control Enable

0 (value1): The hardware port control is disabled.

1 (value2): The hardware port control is enabled for DX0 and DOUT0.

2 (value3): The hardware port control is enabled for DX3, DX0 and DOUT[1:0].

3 (value4): The hardware port control is enabled for DX0, DX[5:3] and DOUT[3:0].
PM

Parity Mode

0 (value1): The parity generation is disabled.

2 (value3): Even parity is selected (parity bit = 1 on odd number of 1s in data, parity bit = 0 on even number of 1s in data).

3 (value4): Odd parity is selected (parity bit = 0 on odd number of 1s in data, parity bit = 1 on even number of 1s in data).
RSIEN

Receiver Start Interrupt Enable

0 (value1): The receiver start interrupt is disabled.

1 (value2): The receiver start interrupt is enabled. In case of a receiver start event, the service request output SRx indicated by INPR.TBINP is activated.
DLIEN

Data Lost Interrupt Enable

0 (value1): The data lost interrupt is disabled.

1 (value2): The data lost interrupt is enabled. In case of a data lost event, the service request output SRx indicated by INPR.PINP is activated.
TSIEN

Transmit Shift Interrupt Enable

0 (value1): The transmit shift interrupt is disabled.

1 (value2): The transmit shift interrupt is enabled. In case of a transmit shift interrupt event, the service request output SRx indicated by INPR.TSINP is activated.
TBIEN

Transmit Buffer Interrupt Enable

0 (value1): The transmit buffer interrupt is disabled.

1 (value2): The transmit buffer interrupt is enabled. In case of a transmit buffer event, the service request output SRx indicated by INPR.TBINP is activated.
RIEN

Receive Interrupt Enable

0 (value1): The receive interrupt is disabled.

1 (value2): The receive interrupt is enabled. In case of a receive event, the service request output SRx indicated by INPR.RINP is activated.
AIEN

Alternative Receive Interrupt Enable

0 (value1): The alternative receive interrupt is disabled.

1 (value2): The alternative receive interrupt is enabled. In case of an alternative receive event, the service request output SRx indicated by INPR.AINP is activated.
BRGIEN

Baud Rate Generator Interrupt Enable

0 (value1): The baud rate generator interrupt is disabled.

1 (value2): The baud rate generator interrupt is enabled. In case of a baud rate generator event, the service request output SRx indicated by INPR.PINP is activated.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data