Regviz

Infineon /XMC4400 /ETH0 /OPERATION_MODE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OPERATION_MODE

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Infineon/XMC4300/ETH0/OPERATION_MODE#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SR)SR 0 (OSF)OSF 0RTC0 (FUF)FUF 0 (FEF)FEF 0 (ST)ST 0TTC0 (FTF)FTF 0 (TSF)TSF 0 (DFF)DFF 0 (RSF)RSF 0 (DT)DT

Description

Operation Mode Register

Fields

SR

Start or Stop Receive
OSF

Operate on Second Frame
RTC

Receive Threshold Control
FUF

Forward Undersized Good Frames
FEF

Forward Error Frames
ST

Start or Stop Transmission Command
TTC

Transmit Threshold Control
FTF

Flush Transmit FIFO
TSF

Transmit Store and Forward
DFF

Disable Flushing of Received Frames
RSF

Receive Store and Forward
DT

Disable Dropping of TCP/IP Checksum Error Frames

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data