Maxim-Integrated /max32665 /GPIO0 /INT_MOD

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_MOD

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (level)GPIO_INT_MOD

GPIO_INT_MOD=level

Description

GPIO Interrupt Mode Register. Each bit in this register controls the interrupt mode setting for the associated GPIO pin on this port.

Fields

GPIO_INT_MOD

Mask of all of the pins on the port.

0 (level): Interrupts for this pin are level triggered.

1 (edge): Interrupts for this pin are edge triggered.

Links

()