Regviz

Maxim-Integrated /max78000 /OWM /CLK_DIV_1US

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CLK_DIV_1US

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max32655/OWM/CLK_DIV_1US#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0divisor

Description

1-Wire Master Clock Divisor.

Fields

divisor

Clock Divisor for 1Mhz.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk