Regviz

Nuvoton /NUC1xx_registers /SCS /SCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Nuvoton/M05x_registers/SCS/SCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SLEEPONEXIT)SLEEPONEXIT 0 (SLEEPDEEP)SLEEPDEEP 0 (SEVONPEND)SEVONPEND

Description

System Control Register

Fields

SLEEPONEXIT

When set to 1, the core can enter a sleep state on an exception return to Thread mode. This is the mode and exception level entered at reset, the base level of execution.
SLEEPDEEP

A qualifying hint that indicates waking from sleep might take longer.
SEVONPEND

When enabled, interrupt transitions from Inactive to Pending are included in the list of wakeup events for the WFE instruction.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data