Regviz

STMicroelectronics /STM32F0xx /DBGMCU /APBLFZ

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APBLFZ

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32F030/DBGMCU/APBLFZ#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DBG_TIMER2_STOP)DBG_TIMER2_STOP 0 (DBG_TIMER3_STOP)DBG_TIMER3_STOP 0 (DBG_TIMER6_STOP)DBG_TIMER6_STOP 0 (DBG_TIMER14_STOP)DBG_TIMER14_STOP 0 (DBG_RTC_STOP)DBG_RTC_STOP 0 (DBG_WWDG_STOP)DBG_WWDG_STOP 0 (DBG_IWDG_STOP)DBG_IWDG_STOP 0 (I2C1_SMBUS_TIMEOUT)I2C1_SMBUS_TIMEOUT

Description

APB Low Freeze Register

Fields

DBG_TIMER2_STOP

Debug Timer 2 stopped when Core is halted
DBG_TIMER3_STOP

Debug Timer 3 stopped when Core is halted
DBG_TIMER6_STOP

Debug Timer 6 stopped when Core is halted
DBG_TIMER14_STOP

Debug Timer 14 stopped when Core is halted
DBG_RTC_STOP

Debug RTC stopped when Core is halted
DBG_WWDG_STOP

Debug Window Wachdog stopped when Core is halted
DBG_IWDG_STOP

Debug Independent Wachdog stopped when Core is halted
I2C1_SMBUS_TIMEOUT

SMBUS timeout mode stopped when Core is halted

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data