Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/STMicroelectronics/STM32L4x1/DFSDM/CHCFG0R2#0x0
channel configuration y register
DTRBS
OFFSET
https://github.com/cmsis-svd/cmsis-svd-data