STMicroelectronics /STM32F412 /I2C3 /SR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SB)SB 0 (ADDR)ADDR 0 (BTF)BTF 0 (ADD10)ADD10 0 (STOPF)STOPF 0 (RxNE)RxNE 0 (TxE)TxE 0 (BERR)BERR 0 (ARLO)ARLO 0 (AF)AF 0 (OVR)OVR 0 (PECERR)PECERR 0 (TIMEOUT)TIMEOUT 0 (SMBALERT)SMBALERT

Description

Status register 1

Fields

SB

Start bit (Master mode)

ADDR

Address sent (master mode)/matched (slave mode)

BTF

Byte transfer finished

ADD10

10-bit header sent (Master mode)

STOPF

Stop detection (slave mode)

RxNE

Data register not empty (receivers)

TxE

Data register empty (transmitters)

BERR

Bus error

ARLO

Arbitration lost (master mode)

AF

Acknowledge failure

OVR

Overrun/Underrun

PECERR

PEC Error in reception

TIMEOUT

Timeout or Tlow error

SMBALERT

SMBus alert

Links

()