Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/STMicroelectronics/STM32F7x8/FMC/SDRTR#0x0
SDRAM Refresh Timer register
Clear Refresh error flag
Refresh Timer Count
RES Interrupt Enable
https://github.com/cmsis-svd/cmsis-svd-data