STMicroelectronics /STM32F745 /RCC /APB2LPENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APB2LPENR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TIM1LPEN)TIM1LPEN 0 (TIM8LPEN)TIM8LPEN 0 (USART1LPEN)USART1LPEN 0 (USART6LPEN)USART6LPEN 0 (ADC1LPEN)ADC1LPEN 0 (ADC2LPEN)ADC2LPEN 0 (ADC3LPEN)ADC3LPEN 0 (SDMMC1LPEN)SDMMC1LPEN 0 (SPI1LPEN)SPI1LPEN 0 (SPI4LPEN)SPI4LPEN 0 (SYSCFGLPEN)SYSCFGLPEN 0 (TIM9LPEN)TIM9LPEN 0 (TIM10LPEN)TIM10LPEN 0 (TIM11LPEN)TIM11LPEN 0 (SPI5LPEN)SPI5LPEN 0 (SPI6LPEN)SPI6LPEN 0 (SAI1LPEN)SAI1LPEN 0 (SAI2LPEN)SAI2LPEN 0 (LTDCLPEN)LTDCLPEN

Description

APB2 peripheral clock enabled in low power mode register

Fields

TIM1LPEN

TIM1 clock enable during Sleep mode

TIM8LPEN

TIM8 clock enable during Sleep mode

USART1LPEN

USART1 clock enable during Sleep mode

USART6LPEN

USART6 clock enable during Sleep mode

ADC1LPEN

ADC1 clock enable during Sleep mode

ADC2LPEN

ADC2 clock enable during Sleep mode

ADC3LPEN

ADC 3 clock enable during Sleep mode

SDMMC1LPEN

SDMMC1 clock enable during Sleep mode

SPI1LPEN

SPI 1 clock enable during Sleep mode

SPI4LPEN

SPI 4 clock enable during Sleep mode

SYSCFGLPEN

System configuration controller clock enable during Sleep mode

TIM9LPEN

TIM9 clock enable during sleep mode

TIM10LPEN

TIM10 clock enable during Sleep mode

TIM11LPEN

TIM11 clock enable during Sleep mode

SPI5LPEN

SPI 5 clock enable during Sleep mode

SPI6LPEN

SPI 6 clock enable during Sleep mode

SAI1LPEN

SAI1 clock enable during sleep mode

SAI2LPEN

SAI2 clock enable during sleep mode

LTDCLPEN

LTDC clock enable during sleep mode

Links

()