STMicroelectronics /STM32F7x6 /FMC /SDCR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SDCR1

31282724232019161512118743000000000000000000000000000000000000000000NC0NR0MWID0 (NB)NB0CAS0 (WP)WP0SDCLK0 (RBURST)RBURST0RPIPE

Description

SDRAM Control Register 1

Fields

NC

Number of column address bits

NR

Number of row address bits

MWID

Memory data bus width

NB

Number of internal banks

CAS

CAS latency

WP

Write protection

SDCLK

SDRAM clock configuration

RBURST

Burst read

RPIPE

Read pipe

Links

()