STMicroelectronics /STM32G071 /RCC /APBENR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APBENR1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TIM2EN)TIM2EN 0 (TIM3EN)TIM3EN 0 (TIM6EN)TIM6EN 0 (TIM7EN)TIM7EN 0 (RTCAPBEN)RTCAPBEN 0 (WWDGEN)WWDGEN 0 (SPI2EN)SPI2EN 0 (USART2EN)USART2EN 0 (USART3EN)USART3EN 0 (USART4EN)USART4EN 0 (LPUART1EN)LPUART1EN 0 (I2C1EN)I2C1EN 0 (I2C2EN)I2C2EN 0 (CECEN)CECEN 0 (UCPD1EN)UCPD1EN 0 (UCPD2EN)UCPD2EN 0 (DBGEN)DBGEN 0 (PWREN)PWREN 0 (DAC1EN)DAC1EN 0 (LPTIM2EN)LPTIM2EN 0 (LPTIM1EN)LPTIM1EN

Description

APB peripheral clock enable register 1

Fields

TIM2EN

TIM2 timer clock enable

TIM3EN

TIM3 timer clock enable

TIM6EN

TIM6 timer clock enable

TIM7EN

TIM7 timer clock enable

RTCAPBEN

RTC APB clock enable

WWDGEN

WWDG clock enable

SPI2EN

SPI2 clock enable

USART2EN

USART2 clock enable

USART3EN

USART3 clock enable

USART4EN

USART4 clock enable

LPUART1EN

LPUART1 clock enable

I2C1EN

I2C1 clock enable

I2C2EN

I2C2 clock enable

CECEN

HDMI CEC clock enable

UCPD1EN

UCPD1 clock enable

UCPD2EN

UCPD2 clock enable

DBGEN

Debug support clock enable

PWREN

Power interface clock enable

DAC1EN

DAC1 interface clock enable

LPTIM2EN

LPTIM2 clock enable

LPTIM1EN

LPTIM1 clock enable

Links

()