Regviz

STMicroelectronics /STM32G071 /RCC /IOPENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IOPENR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32G07x/RCC/IOPENR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (IOPAEN)IOPAEN 0 (IOPBEN)IOPBEN 0 (IOPCEN)IOPCEN 0 (IOPDEN)IOPDEN 0 (IOPFEN)IOPFEN

Description

GPIO clock enable register

Fields

IOPAEN

I/O port A clock enable
IOPBEN

I/O port B clock enable
IOPCEN

I/O port C clock enable
IOPDEN

I/O port D clock enable
IOPFEN

I/O port F clock enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data