Regviz

STMicroelectronics /STM32G0B0 /FLASH /OPTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OPTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32G070/FLASH/OPTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RDP0 (nRST_STOP)nRST_STOP 0 (nRST_STDBY)nRST_STDBY 0 (IDWG_SW)IDWG_SW 0 (IWDG_STOP)IWDG_STOP 0 (IWDG_STDBY)IWDG_STDBY 0 (WWDG_SW)WWDG_SW 0 (nSWAP_BANK)nSWAP_BANK 0 (DUAL_BANK)DUAL_BANK 0 (RAM_PARITY_CHECK)RAM_PARITY_CHECK 0 (nBOOT_SEL)nBOOT_SEL 0 (nBOOT1)nBOOT1 0 (nBOOT0)nBOOT0

Description

Flash option register

Fields

RDP

Read protection level
nRST_STOP

nRST_STOP
nRST_STDBY

nRST_STDBY
IDWG_SW

Independent watchdog selection
IWDG_STOP

Independent watchdog counter freeze in Stop mode
IWDG_STDBY

Independent watchdog counter freeze in Standby mode
WWDG_SW

Window watchdog selection
nSWAP_BANK

nSWAP_BANK
DUAL_BANK

DUAL_BANK
RAM_PARITY_CHECK

SRAM parity check control
nBOOT_SEL

nBOOT_SEL
nBOOT1

Boot configuration
nBOOT0

nBOOT0 option bit

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data