Regviz

STMicroelectronics /STM32G0B1 /TIM15 /TISEL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TISEL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32G050/TIM15/TISEL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)TI1SEL0 (B_0x0)TI2SEL

TI2SEL=B_0x0, TI1SEL=B_0x0

Description

input selection register

Fields

TI1SEL

selects TI1[0] to TI1[15] input Others: Reserved

0 (B_0x0): TIM15_CH1 input

1 (B_0x1): TIM2_IC1

2 (B_0x2): TIM3_IC1
TI2SEL

selects TI2[0] to TI2[15] input Others: Reserved

0 (B_0x0): TIM15_CH2 input

1 (B_0x1): TIM2_IC2

2 (B_0x2): TIM3_IC2

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data