Regviz

STMicroelectronics /STM32G0B1 /TIM2 /CCER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CCER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32G050/TIM3/CCER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)CC1E 0 (B_0x0)CC1P 0 (CC1NP)CC1NP 0 (CC2E)CC2E 0 (CC2P)CC2P 0 (CC2NP)CC2NP 0 (CC3E)CC3E 0 (CC3P)CC3P 0 (CC3NP)CC3NP 0 (CC4E)CC4E 0 (CC4P)CC4P 0 (CC4NP)CC4NP

CC1P=B_0x0, CC1E=B_0x0

Description

capture/compare enable register

Fields

CC1E

Capture/Compare 1 output enable.

0 (B_0x0): Capture mode disabled / OC1 is not active

1 (B_0x1): Capture mode enabled / OC1 signal is output on the corresponding output pin
CC1P

Capture/Compare 1 output Polarity. When CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations. CC1NP=0, CC1P=0: non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode). CC1NP=0, CC1P=1: inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode). CC1NP=1, CC1P=1: non-inverted/both edges. The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode. CC1NP=1, CC1P=0: This configuration is reserved, it must not be used.

0 (B_0x0): OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)

1 (B_0x1): OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)
CC1NP

Capture/Compare 1 output Polarity. CC1 channel configured as output: CC1NP must be kept cleared in this case. CC1 channel configured as input: This bit is used in conjunction with CC1P to define TI1FP1/TI2FP1 polarity. refer to CC1P description.
CC2E

Capture/Compare 2 output enable. Refer to CC1E description
CC2P

Capture/Compare 2 output Polarity. refer to CC1P description
CC2NP

Capture/Compare 2 output Polarity. Refer to CC1NP description
CC3E

Capture/Compare 3 output enable. Refer to CC1E description
CC3P

Capture/Compare 3 output Polarity. Refer to CC1P description
CC3NP

Capture/Compare 3 output Polarity. Refer to CC1NP description
CC4E

Capture/Compare 4 output enable. refer to CC1E description
CC4P

Capture/Compare 4 output Polarity. Refer to CC1P description
CC4NP

Capture/Compare 4 output Polarity. Refer to CC1NP description

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data