Regviz

STMicroelectronics /STM32G0C1 /EXTI /IMR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IMR2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32G0B1/EXTI/IMR2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (IM32)IM32 0 (IM33)IM33 0 (IM34)IM34 0 (IM35)IM35

Description

EXTI CPU wakeup with interrupt mask register

Fields

IM32

CPU wakeup with interrupt mask on event input
IM33

CPU wakeup with interrupt mask on event input
IM34

CPU wakeup with interrupt mask on event input
IM35

CPU wakeup with interrupt mask on event input

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data