Regviz

STMicroelectronics /STM32G0C1 /I2C1 /I2C_ISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as I2C_ISR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32G050/I2C1/I2C_ISR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TXE)TXE 0 (TXIS)TXIS 0 (RXNE)RXNE 0 (ADDR)ADDR 0 (NACKF)NACKF 0 (STOPF)STOPF 0 (TC)TC 0 (TCR)TCR 0 (BERR)BERR 0 (ARLO)ARLO 0 (OVR)OVR 0 (PECERR)PECERR 0 (TIMEOUT)TIMEOUT 0 (ALERT)ALERT 0 (BUSY)BUSY 0 (B_0x0)DIR 0ADDCODE

DIR=B_0x0

Description

Interrupt and Status register

Fields

TXE

Transmit data register empty (transmitters)
TXIS

Transmit interrupt status (transmitters)
RXNE

Receive data register not empty (receivers)
ADDR

Address matched (slave mode)
NACKF

Not acknowledge received flag
STOPF

Stop detection flag
TC

Transfer Complete (master mode)
TCR

Transfer Complete Reload
BERR

Bus error
ARLO

Arbitration lost
OVR

Overrun/Underrun (slave mode)
PECERR

PEC Error in reception
TIMEOUT

Timeout or t_low detection flag
ALERT

SMBus alert
BUSY

Bus busy
DIR

Transfer direction (Slave mode) This flag is updated when an address match event occurs (ADDR=1).

0 (B_0x0): Write transfer, slave enters receiver mode.

1 (B_0x1): Read transfer, slave enters transmitter mode.
ADDCODE

Address match code (Slave mode)

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data