Regviz

STMicroelectronics /STM32G441xx /SYSCFG /CFGR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CFGR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32G473xx/SYSCFG/CFGR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (BOOSTEN)BOOSTEN 0 (ANASWVDD)ANASWVDD 0 (I2C_PB6_FMP)I2C_PB6_FMP 0 (I2C_PB7_FMP)I2C_PB7_FMP 0 (I2C_PB8_FMP)I2C_PB8_FMP 0 (I2C_PB9_FMP)I2C_PB9_FMP 0 (I2C1_FMP)I2C1_FMP 0 (I2C2_FMP)I2C2_FMP 0 (I2C3_FMP)I2C3_FMP 0 (I2C4_FMP)I2C4_FMP 0FPU_IE

Description

peripheral mode configuration register

Fields

BOOSTEN

BOOSTEN
ANASWVDD

GPIO analog switch control voltage selection
I2C_PB6_FMP

FM+ drive capability on PB6
I2C_PB7_FMP

FM+ drive capability on PB6
I2C_PB8_FMP

FM+ drive capability on PB6
I2C_PB9_FMP

FM+ drive capability on PB6
I2C1_FMP

I2C1 FM+ drive capability enable
I2C2_FMP

I2C1 FM+ drive capability enable
I2C3_FMP

I2C1 FM+ drive capability enable
I2C4_FMP

I2C1 FM+ drive capability enable
FPU_IE

FPU Interrupts Enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data