Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
The content of this register is valid only
when RTC_ISR/TSF is set. It is cleared when the
RTC_ISR/TSF bit is reset.
Fields
| SS | Sub second value SS[15:0] is the value
of the synchronous prescaler counter when the
timestamp event occurred.
|
Links
(
)