Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/STMicroelectronics/STM32H7x5_CM7/AC/CACR#0x0
Auxiliary Cache Control register
SIWT
ECCEN
FORCEWT
https://github.com/cmsis-svd/cmsis-svd-data