STMicroelectronics /STM32H7A3x /Ethernet_MAC /DMACSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DMACSR

31282724232019161512118743000000000000000000000000000000000000000000 (TI)TI0 (TPS)TPS0 (TBU)TBU0 (RI)RI0 (RBU)RBU0 (RPS)RPS0 (RWT)RWT0 (ET)ET0 (ER)ER0 (FBE)FBE0 (CDE)CDE0 (AIS)AIS0 (NIS)NIS0TEB0REB

Description

Channel status register

Fields

TI

Transmit Interrupt

TPS

Transmit Process Stopped

TBU

Transmit Buffer Unavailable

RI

Receive Interrupt

RBU

Receive Buffer Unavailable

RPS

Receive Process Stopped

RWT

Receive Watchdog Timeout

ET

Early Transmit Interrupt

ER

Early Receive Interrupt

FBE

Fatal Bus Error

CDE

Context Descriptor Error

AIS

Abnormal Interrupt Summary

NIS

Normal Interrupt Summary

TEB

Tx DMA Error Bits

REB

Rx DMA Error Bits

Links

()