Regviz

STMicroelectronics /STM32H7x5_CM4 /AC /CACR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CACR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32H7x5_CM7/AC/CACR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SIWT)SIWT 0 (ECCEN)ECCEN 0 (FORCEWT)FORCEWT

Description

Auxiliary Cache Control register

Fields

SIWT

SIWT
ECCEN

ECCEN
FORCEWT

FORCEWT

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data