STMicroelectronics /STM32H7x5_CM7 /WWDG1 /SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR

31282724232019161512118743000000000000000000000000000000000000000000 (EWIF)EWIF

Description

Status register

Fields

EWIF

Early wakeup interrupt flag This bit is set by hardware when the counter has reached the value 0x40. It must be cleared by software by writing 0. A write of 1 has no effect. This bit is also set if the interrupt is not enabled.

Links

()