STMicroelectronics /STM32H7x7_CM7 /DFSDM /CH0CFGR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CH0CFGR2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DTRBS0OFFSET

Description

channel configuration y register

Fields

DTRBS

DTRBS

OFFSET

OFFSET

Links

()