STMicroelectronics /STM32H7x7_CM7 /QUADSPI /QUADSPI_PIR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as QUADSPI_PIR

31282724232019161512118743000000000000000000000000000000000000000000INTERVAL

Description

QUADSPI polling interval register

Fields

INTERVAL

Polling interval Number of CLK cycles between to read during automatic polling phases. This field can be written only when BUSY = 0.

Links

()