Regviz

STMicroelectronics /STM32L0x3 /RCC /AHBENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as AHBENR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32L0x2/RCC/AHBENR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DMAEN)DMAEN 0 (MIFEN)MIFEN 0 (CRCEN)CRCEN 0 (TOUCHEN)TOUCHEN 0 (RNGEN)RNGEN 0 (CRYPEN)CRYPEN

Description

AHB peripheral clock enable register

Fields

DMAEN

DMA clock enable bit
MIFEN

NVM interface clock enable bit
CRCEN

CRC clock enable bit
TOUCHEN

Touch Sensing clock enable bit
RNGEN

Random Number Generator clock enable bit
CRYPEN

Crypto clock enable bit

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data