STMicroelectronics /STM32L15xC /RCC /APB2LPENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APB2LPENR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SYSCFGLPEN)SYSCFGLPEN 0 (TIM9LPEN)TIM9LPEN 0 (TIM10LPEN)TIM10LPEN 0 (TIM11LPEN)TIM11LPEN 0 (ADC1LPEN)ADC1LPEN 0 (SPI1LPEN)SPI1LPEN 0 (USART1LPEN)USART1LPEN

Description

APB2 peripheral clock enable in low power mode register

Fields

SYSCFGLPEN

System configuration controller clock enable during Sleep mode

TIM9LPEN

TIM9 timer clock enable during Sleep mode

TIM10LPEN

TIM10 timer clock enable during Sleep mode

TIM11LPEN

TIM11 timer clock enable during Sleep mode

ADC1LPEN

ADC1 interface clock enable during Sleep mode

SPI1LPEN

SPI 1 clock enable during Sleep mode

USART1LPEN

USART1 clock enable during Sleep mode

Links

()