STMicroelectronics /STM32L1xx /Flash /PECR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PECR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PELOCK)PELOCK 0 (PRGLOCK)PRGLOCK 0 (OPTLOCK)OPTLOCK 0 (PROG)PROG 0 (DATA)DATA 0 (FTDW)FTDW 0 (ERASE)ERASE 0 (FPRG)FPRG 0 (PARALLELBANK)PARALLELBANK 0 (EOPIE)EOPIE 0 (ERRIE)ERRIE 0 (OBL_LAUNCH)OBL_LAUNCH

Description

Program/erase control register

Fields

PELOCK

FLASH_PECR and data EEPROM lock

PRGLOCK

Program memory lock

OPTLOCK

Option bytes block lock

PROG

Program memory selection

DATA

Data EEPROM selection

FTDW

Fixed time data write for Byte, Half Word and Word programming

ERASE

Page or Double Word erase mode

FPRG

Half Page/Double Word programming mode

PARALLELBANK

Parallel bank mode

EOPIE

End of programming interrupt enable

ERRIE

Error interrupt enable

OBL_LAUNCH

Launch the option byte loading

Links

()