STMicroelectronics /STM32L4R5 /DAC /SHRR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SHRR

31282724232019161512118743000000000000000000000000000000000000000000TREFRESH10TREFRESH2

Description

Sample and Hold refresh time register

Fields

TREFRESH1

DAC Channel 1 refresh Time

TREFRESH2

DAC Channel 2 refresh Time

Links

()