STMicroelectronics /STM32L4x3 /RCC /APB1SMENR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APB1SMENR2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LPUART1SMEN)LPUART1SMEN 0 (SWPMI1SMEN)SWPMI1SMEN 0 (LPTIM2SMEN)LPTIM2SMEN

Description

APB1 peripheral clocks enable in Sleep and Stop modes register 2

Fields

LPUART1SMEN

Low power UART 1 clocks enable during Sleep and Stop modes

SWPMI1SMEN

Single wire protocol clocks enable during Sleep and Stop modes

LPTIM2SMEN

LPTIM2SMEN

Links

()