Regviz

STMicroelectronics /STM32L4x3 /USB /ISTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ISTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32L4x1/USB_SRAM/ISTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0EP_ID0 (DIR)DIR 0 (L1REQ)L1REQ 0 (ESOF)ESOF 0 (SOF)SOF 0 (RESET)RESET 0 (SUSP)SUSP 0 (WKUP)WKUP 0 (ERR)ERR 0 (PMAOVR)PMAOVR 0 (CTR)CTR

Description

interrupt status register

Fields

EP_ID

Endpoint Identifier
DIR

Direction of transaction
L1REQ

LPM L1 state request
ESOF

Expected start frame
SOF

start of frame
RESET

reset request
SUSP

Suspend mode request
WKUP

Wakeup
ERR

Error
PMAOVR

Packet memory area over / underrun
CTR

Correct transfer

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data