Regviz

STMicroelectronics /STM32L552 /GTZC_TZIC /SR3

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR3

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32L562/GTZC_TZIC/SR3#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TZSCF)TZSCF 0 (TZICF)TZICF 0 (MPCWM1F)MPCWM1F 0 (MPCWM2F)MPCWM2F 0 (MPCBB1F)MPCBB1F 0 (MPCBB1_REGF)MPCBB1_REGF 0 (MPCBB2F)MPCBB2F 0 (MPCBB2_REGF)MPCBB2_REGF

Description

TZIC interrupt status register 3

Fields

TZSCF

TZSCF
TZICF

TZICF
MPCWM1F

MPCWM1F
MPCWM2F

MPCWM2F
MPCBB1F

MPCBB1F
MPCBB1_REGF

MPCBB1_REGF
MPCBB2F

MPCBB2F
MPCBB2_REGF

MPCBB2_REGF

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data