Regviz

STMicroelectronics /STM32L552 /RCC /SECSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SECSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32L562/RCC/SECSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (HSISECF)HSISECF 0 (HSESECF)HSESECF 0 (MSISECF)MSISECF 0 (LSISECF)LSISECF 0 (LSESECF)LSESECF 0 (SYSCLKSECF)SYSCLKSECF 0 (PRESCSECF)PRESCSECF 0 (PLLSECF)PLLSECF 0 (PLLSAI1SECF)PLLSAI1SECF 0 (PLLSAI2SECF)PLLSAI2SECF 0 (CLK48MSECF)CLK48MSECF 0 (HSI48SECF)HSI48SECF 0 (RMVFSECF)RMVFSECF

Description

RCC secure status register

Fields

HSISECF

HSISECF
HSESECF

HSESECF
MSISECF

MSISECF
LSISECF

LSISECF
LSESECF

LSESECF
SYSCLKSECF

SYSCLKSECF
PRESCSECF

PRESCSECF
PLLSECF

PLLSECF
PLLSAI1SECF

PLLSAI1SECF
PLLSAI2SECF

PLLSAI2SECF
CLK48MSECF

CLK48MSECF
HSI48SECF

HSI48SECF
RMVFSECF

RMVFSECF

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data