Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Interpret
as DAC_SHHR
Description
DAC sample and hold time register
Fields
THOLD1
DAC channel1 hold time (only valid in Sample and hold mode)
Hold time1=1(THOLD[9:0]) x LSI clock period
Note: This register can be modified only when EN11=10.