STMicroelectronics /STM32U083 /TAMP /TAMP_CR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TAMP_CR2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)TAMP1POM 0 (B_0x0)TAMP2POM 0 (B_0x0)TAMP3POM 0 (B_0x0)TAMP4POM 0 (B_0x0)TAMP5POM 0 (B_0x0)TAMP1MSK 0 (B_0x0)TAMP2MSK 0 (B_0x0)TAMP3MSK 0 (B_0x0)BKBLOCK 0 (BKERASE)BKERASE 0 (B_0x0)TAMP1TRG 0 (B_0x0)TAMP2TRG 0 (B_0x0)TAMP3TRG 0 (B_0x0)TAMP4TRG 0 (B_0x0)TAMP5TRG

TAMP1MSK=B_0x0, TAMP2POM=B_0x0, TAMP4TRG=B_0x0, TAMP4POM=B_0x0, TAMP3TRG=B_0x0, TAMP2MSK=B_0x0, TAMP3POM=B_0x0, TAMP1TRG=B_0x0, TAMP5POM=B_0x0, TAMP2TRG=B_0x0, TAMP1POM=B_0x0, BKBLOCK=B_0x0, TAMP5TRG=B_0x0, TAMP3MSK=B_0x0

Description

TAMP control register 2

Fields

TAMP1POM

Tamper 1 potential mode

0 (B_0x0): Tamper 1 event detection is in confirmed mode.

1 (B_0x1): Tamper 1 event detection is in potential mode.

TAMP2POM

Tamper 2 potential mode

0 (B_0x0): Tamper 2 event detection is in confirmed mode(1).

1 (B_0x1): Tamper 2 event detection is in potential mode(2).

TAMP3POM

Tamper 3 potential mode

0 (B_0x0): Tamper 3 event detection is in confirmed mode(1).

1 (B_0x1): Tamper 3 event detection is in potential mode(2).

TAMP4POM

Tamper 4 potential mode

0 (B_0x0): Tamper 4 event detection is in confirmed mode(1).

1 (B_0x1): Tamper 4 event detection is in potential mode(2).

TAMP5POM

Tamper 5 potential mode

0 (B_0x0): Tamper 5 event detection is in confirmed mode(1).

1 (B_0x1): Tamper 5 event detection is in potential mode(2).

TAMP1MSK

Tamper 1 mask The tamper 1 interrupt must not be enabled when TAMP1MSK is set.

0 (B_0x0): Tamper 1 event generates a trigger event and TAMP1F must be cleared by software to allow next tamper event detection.

1 (B_0x1): Tamper 1 event generates a trigger event. TAMP1F is masked and internally cleared by hardware. The backup registers and device secrets(1) are not erased.

TAMP2MSK

Tamper 2 mask The tamper 2 interrupt must not be enabled when TAMP2MSK is set.

0 (B_0x0): Tamper 2 event generates a trigger event and TAMP2F must be cleared by software to allow next tamper event detection.

1 (B_0x1): Tamper 2 event generates a trigger event. TAMP2F is masked and internally cleared by hardware. The backup registers and device secrets(1) are not erased.

TAMP3MSK

Tamper 3 mask The tamper 3 interrupt must not be enabled when TAMP3MSK is set.

0 (B_0x0): Tamper 3 event generates a trigger event and TAMP3F must be cleared by software to allow next tamper event detection.

1 (B_0x1): Tamper 3 event generates a trigger event. TAMP3F is masked and internally cleared by hardware. The backup registers and device secrets(1) are not erased.

BKBLOCK

Backup registers and device secrets(1) access blocked

0 (B_0x0): backup registers and device secrets(1) can be accessed if no tamper flag is set

1 (B_0x1): backup registers and device secrets(1) cannot be accessed

BKERASE

Backup registers and device secrets(1) erase Writing 1 to this bit reset the backup registers and device secrets(1). Writing 0 has no effect. This bit is always read as 0.

TAMP1TRG

Active level for tamper 1 input If TAMPFLT1=100 tamper 1 input rising edge triggers a tamper detection event. If TAMPFLT1=100 tamper 1 input falling edge triggers a tamper detection event.

0 (B_0x0): If TAMPFLT different from 00 tamper 1 input staying low triggers a tamper detection event

1 (B_0x1): If TAMPFLT different from 00 tamper 1 input staying low triggers a tamper detection event

TAMP2TRG

Active level for tamper 2 input If TAMPFLT = 00 tamper 2 input rising edge triggers a tamper detection event. If TAMPFLT1=100 tamper 2 input falling edge triggers a tamper detection event.

0 (B_0x0): If TAMPFLT different from 00 tamper 2 input staying low triggers a tamper detection event

1 (B_0x1): If TAMPFLT different from 00 tamper 2 input staying low triggers a tamper detection event

TAMP3TRG

Active level for tamper 3 input If TAMPFLT1=100 tamper 3 input rising edge triggers a tamper detection event. If TAMPFLT1=100 tamper 3 input falling edge triggers a tamper detection event.

0 (B_0x0): If TAMPFLT different from 00 tamper 3 input staying low triggers a tamper detection event

1 (B_0x1): If TAMPFLT different from 00 tamper 3 input staying low triggers a tamper detection event

TAMP4TRG

Active level for tamper 4 input (active mode disabled) If TAMPFLT1=100 tamper 4 input rising edge triggers a tamper detection event. If TAMPFLT1=100 tamper 4 input falling edge triggers a tamper detection event.

0 (B_0x0): If TAMPFLT different from 00 tamper 4 input staying low triggers a tamper detection event

1 (B_0x1): If TAMPFLT different from 00 tamper 4 input staying low triggers a tamper detection event

TAMP5TRG

Active level for tamper 5 input (active mode disabled) If TAMPFLT1=100 tamper 5 input rising edge triggers a tamper detection event. If TAMPFLT1=100 tamper 5 input falling edge triggers a tamper detection event.

0 (B_0x0): If TAMPFLT different from 00 tamper 5 input staying low triggers a tamper detection event

1 (B_0x1): If TAMPFLT different from 00 tamper 5 input staying low triggers a tamper detection event

Links

()