Regviz

STMicroelectronics /STM32U585 /LPGPIO1 /LPGPIO_BRR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LPGPIO_BRR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32U575/LPGPIO1/LPGPIO_BRR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (BRy0)BRy0 0 (BRy1)BRy1 0 (BRy2)BRy2 0 (BRy3)BRy3 0 (BRy4)BRy4 0 (BRy5)BRy5 0 (BRy6)BRy6 0 (BRy7)BRy7 0 (BRy8)BRy8 0 (BRy9)BRy9 0 (BRy10)BRy10 0 (BRy11)BRy11 0 (BRy12)BRy12 0 (BRy13)BRy13 0 (BRy14)BRy14 0 (BRy15)BRy15

Description

LPGPIO port bit reset register

Fields

BRy0

BRy0
BRy1

BRy1
BRy2

BRy2
BRy3

BRy3
BRy4

BRy4
BRy5

BRy5
BRy6

BRy6
BRy7

BRy7
BRy8

BRy8
BRy9

BRy9
BRy10

BRy10
BRy11

BRy11
BRy12

BRy12
BRy13

BRy13
BRy14

BRy14
BRy15

BRy15

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data