This register interrupts the application for system-level events in the current mode (device mode or host mode). Some of the bits in this register are valid only in host mode, while others are valid in device mode only. This register also indicates the current mode. To clear the interrupt status bits of the rc_w1 type, the application must write 1 into the bit. The FIFO status interrupts are read-only; once software reads from or writes to the FIFO while servicing these interrupts, FIFO interrupt conditions are cleared automatically. The application must clear the GINTSTS register at initialization before unmasking the interrupt bit to avoid any interrupts generated prior to initialization.
CMOD | CMOD |
MMIS | MMIS |
OTGINT | OTGINT |
SOF | SOF |
RXFLVL | RXFLVL |
NPTXFE | NPTXFE |
GINAKEFF | GINAKEFF |
GONAKEFF | GONAKEFF |
ESUSP | ESUSP |
USBSUSP | USBSUSP |
USBRST | USBRST |
ENUMDNE | ENUMDNE |
ISOODRP | ISOODRP |
EOPF | EOPF |
IEPINT | IEPINT |
OEPINT | OEPINT |
IISOIXFR | IISOIXFR |
IPXFR | IPXFR |
RSTDET | RSTDET |
HPRTINT | HPRTINT |
HCINT | HCINT |
PTXFE | PTXFE |
LPMINT | LPMINT |
CIDSCHG | CIDSCHG |
DISCINT | DISCINT |
SRQINT | SRQINT |
WKUPINT | WKUPINT |