Regviz

STMicroelectronics /STM32U5Fx /DSI /DSI_WCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DSI_WCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32U599/DSI/DSI_WCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)COLM 0 (B_0x0)SHTDN 0 (B_0x0)LTDCEN 0 (B_0x0)DSIEN

LTDCEN=B_0x0, COLM=B_0x0, DSIEN=B_0x0, SHTDN=B_0x0

Description

DSI Wrapper control register

Fields

COLM

Color mode This bit controls the display color mode in video mode.

0 (B_0x0): Full color mode

1 (B_0x1): Eight color mode
SHTDN

Shutdown This bit controls the display shutdown in video mode.

0 (B_0x0): display ON

1 (B_0x1): display OFF
LTDCEN

LTDC enable This bit enables the LTDC for a frame transfer in adapted command mode.

0 (B_0x0): LTDC disabled

1 (B_0x1): LTDC enabled
DSIEN

DSI enable This bit enables the DSI Wrapper.

0 (B_0x0): DSI disabled

1 (B_0x1): DSI enabled

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data