Regviz

STMicroelectronics /STM32U5Fx /GTZC2_TZSC /TZSC_PRIVCFGR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TZSC_PRIVCFGR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32U599/GTZC2_TZSC/TZSC_PRIVCFGR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SPI3PRIV)SPI3PRIV 0 (LPUART1PRIV)LPUART1PRIV 0 (I2C3PRIV)I2C3PRIV 0 (LPTIM1PRIV)LPTIM1PRIV 0 (LPTIM3PRIV)LPTIM3PRIV 0 (LPTIM4PRIV)LPTIM4PRIV 0 (OPAMPPRIV)OPAMPPRIV 0 (COMPPRIV)COMPPRIV 0 (ADC2PRIV)ADC2PRIV 0 (VREFBUFPRIV)VREFBUFPRIV 0 (DAC1PRIV)DAC1PRIV 0 (ADF1PRIV)ADF1PRIV

Description

TZSC privilege configuration register 1

Fields

SPI3PRIV

privileged access mode for SPI3
LPUART1PRIV

privileged access mode for LPUART1
I2C3PRIV

privileged access mode for I2C3
LPTIM1PRIV

privileged access mode for LPTIM1
LPTIM3PRIV

privileged access mode for LPTIM3
LPTIM4PRIV

privileged access mode for LPTIM4
OPAMPPRIV

privileged access mode for OPAMP
COMPPRIV

privileged access mode for COMP
ADC2PRIV

privileged access mode for ADC2
VREFBUFPRIV

privileged access mode for VREFBUF
DAC1PRIV

privileged access mode for DAC1
ADF1PRIV

privileged access mode for ADF1

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data