STMicroelectronics /STM32U5Fx /OTG_HS /DCFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DCFG

31282724232019161512118743000000000000000000000000000000000000000000DSPD0 (NZLSOHSK)NZLSOHSK0DAD0PFIVL0 (ERRATIM)ERRATIM

Description

This register configures the core in device mode after power-on or after certain control commands or enumeration. Do not make changes to this register after initial programming.

Fields

DSPD

DSPD

NZLSOHSK

NZLSOHSK

DAD

DAD

PFIVL

PFIVL

ERRATIM

ERRATIM

Links

()