Regviz

STMicroelectronics /STM32U5Gx /GTZC1_MPCBB6 /MPCBB6_CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MPCBB6_CR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32U5Fx/GTZC1_MPCBB6/MPCBB6_CR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (GLOCK)GLOCK 0 (INVSECSTATE)INVSECSTATE 0 (SRWILADIS)SRWILADIS

Description

MPCBB control register

Fields

GLOCK

lock the control register of the MPCBB until next reset
INVSECSTATE

SRAMx clocks security state
SRWILADIS

secure read/write illegal access disable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data