STMicroelectronics /STM32U5Gx /OCTOSPI1 /DCR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DCR1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CKMODE)CKMODE 0 (FRCK)FRCK 0 (DLYBYP)DLYBYP 0CSHT0DEVSIZE0MTYP

Description

device configuration register 1

Fields

CKMODE

Mode 0 / mode 3

FRCK

Free running clock

DLYBYP

Delay block bypass

CSHT

Chip-select high time

DEVSIZE

Device size

MTYP

Memory type

Links

()