Regviz

SiFive /sifive_hifive_unmatched_a00 /sifive_i2c0_0 /prescale_low

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as prescale_low

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/SiFive/sifive_hifive_unmatched_a00/sifive_i2c0_1/prescale_low#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Description

Clock Prescale register lo-byte

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data