Regviz

SiFive /sifive_hifive_unmatched_a00 /sifive_spi0_0 /fmt

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as fmt

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/SiFive/sifive_hifive_unmatched_a00/sifive_spi0_1/fmt#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0proto 0 (endian)endian 0 (dir)dir 0len

Description

Frame format

Fields

proto

SPI protocol
endian

SPI endianness
dir

SPI I/O direction. This is reset to 1 for flash-enabled SPI controllers, 0 otherwise.
len

Number of bits per frame

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data