Regviz

Spansion /MB9AF13xK /DS /WIFSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as WIFSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Spansion/MB9AF31xK/DS/WIFSR#0x0

7 43 0 0 00 0 0 0 0 0 0 0 0 (WRTCI)WRTCI 0 (WLVDI)WLVDI 0 (WUI0)WUI0 0 (WUI1)WUI1 0 (WUI2)WUI2 0 (WUI3)WUI3

Description

Deep Standby Return Cause Register 2

Fields

WRTCI

RTC interrupt return bit
WLVDI

LVD interrupt return bit
WUI0

WKUP pin input return bit 0
WUI1

WKUP pin input return bit 1
WUI2

WKUP pin input return bit 2
WUI3

WKUP pin input return bit 3

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data