Regviz

Spansion /MB9AF15xM /DMAC /DMACR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DMACR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Fujitsu/MB9AFA4xM/DMAC/DMACR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DH0 (PR)PR 0 (DS)DS 0 (DE)DE

Description

Entire DMAC Configuration Register

Fields

DH

DMA Halt (All-channel pause bit)
PR

Priority Rotation
DS

DMA Stop
DE

DMA Enable (all-channel operation enable bit)

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data