Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Spansion/MB9BF36xx/CRTRIM/MCR_RLR#0x0
register MCR_RLR
bitfield TRMLCK
https://github.com/cmsis-svd/cmsis-svd-data