Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
USB/Ethernet-PLL Clock Control Register
Fields
| UCEN0 | USB0 clock output enable bit
|
| UCSEL0 | |
| UCSEL1 | |
| UCEN1 | USB1 clock output enable bit
|
Links
(
)