Regviz

Spansion /MB9BFD1xS /ETHERNET_MAC0 /mmc_ipc_intr_mask_rx

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as mmc_ipc_intr_mask_rx

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Fujitsu/MB9BF61xT/ETHERNET_MAC0/mmc_ipc_intr_mask_rx#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Description

MMC Receive Checksum Offload Interrupt Mask Register

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data